0004-plat-n1sdp-add-external-device-tree-base-and-size.patch 1.5 KB

1234567891011121314151617181920212223242526272829303132333435363738394041424344
  1. Upstream-Status: Pending [Not submitted to upstream yet]
  2. Signed-off-by: Emekcan Aras <emekcan.aras@arm.com>
  3. From 1a9aeedda58228893add545e49d2d6cd4c316b4f Mon Sep 17 00:00:00 2001
  4. From: Emekcan <emekcan.aras@arm.com>
  5. Date: Tue, 13 Dec 2022 13:45:06 +0000
  6. Subject: [PATCH] plat-n1sdp: add external device tree base and size
  7. Adds external device tree address and size. It also
  8. register this physical memory so optee can read the device tree.
  9. ---
  10. core/arch/arm/plat-n1sdp/main.c | 1 +
  11. core/arch/arm/plat-n1sdp/platform_config.h | 3 +++
  12. 2 files changed, 4 insertions(+)
  13. diff --git a/core/arch/arm/plat-n1sdp/main.c b/core/arch/arm/plat-n1sdp/main.c
  14. index bb951ce6b..ab76f60c6 100644
  15. --- a/core/arch/arm/plat-n1sdp/main.c
  16. +++ b/core/arch/arm/plat-n1sdp/main.c
  17. @@ -31,6 +31,7 @@ static struct gic_data gic_data __nex_bss;
  18. static struct pl011_data console_data __nex_bss;
  19. register_phys_mem_pgdir(MEM_AREA_IO_SEC, CONSOLE_UART_BASE, PL011_REG_SIZE);
  20. +register_phys_mem_pgdir(MEM_AREA_EXT_DT, EXT_DT_BASE, EXT_DT_SIZE);
  21. register_ddr(DRAM0_BASE, DRAM0_SIZE);
  22. register_ddr(DRAM1_BASE, DRAM1_SIZE);
  23. diff --git a/core/arch/arm/plat-n1sdp/platform_config.h b/core/arch/arm/plat-n1sdp/platform_config.h
  24. index bf0a3c834..8741a2503 100644
  25. --- a/core/arch/arm/plat-n1sdp/platform_config.h
  26. +++ b/core/arch/arm/plat-n1sdp/platform_config.h
  27. @@ -42,6 +42,9 @@
  28. #define GICC_BASE 0x2C000000
  29. #define GICR_BASE 0x300C0000
  30. +#define EXT_DT_BASE 0x04001600
  31. +#define EXT_DT_SIZE 0x200
  32. +
  33. #ifndef UART_BAUDRATE
  34. #define UART_BAUDRATE 115200
  35. #endif
  36. --
  37. 2.17.1